Signal Integrity

Showing 1-1 of 1.

The Impact of Bit Errors in PCI Express® Links: The Painful Realities of Low-Probability Events

PCIe 5.0 ushers in the era of >1Tbps of data bandwidth between two PCIe nodes, and noticeably greater Link Errors and DLLP Retries are likely to occur. By reducing insertion loss (shorter trace, better material, connectors, etc.) or adding retimers to some topologies, system designers can minimize system-level headaches with a target of 1E-17 or lower BER.