CXL Memory Connectivity

Videos

OCP Video with Thad
Unprecedented Scale for Cloud and AI Infrastructure at OCP Global Summit 2023

At OCP Global Summit, we showcased how our PCIe, CXL, and Ethernet connectivity solutions deliver unprecedented reach, unprecedented memory capacity and bandwidth, and unprecedented flexibility.

Ahmad Intel Inno Video
Leo CXL Smart Memory Controllers Break Through the Memory Wall

At Intel Innovation this year, we showcased how Astera Labs is the first to break through the memory wall! Our Leo CXL Smart Memory Controllers are the industry’s highest performance controllers on the market, and combined with 5th Gen Intel Xeon Scalable Processors, Leo enables unprecedented performance by increasing memory bandwidth and capacity by 50%.

RAS Video Demo
Industry’s First CXL 2.0 RAS Capabilities Demo

At Flash Memory Summit 2023, we demonstrated the CXL 2.0 RAS capabilities of our Leo Memory Connectivity Platform.

Leo thumbnail
Demo: CXL Memory Pooling

The industry’s first CXL memory pooling solution to reduce memory stranding, optimize memory utilization and reduce TCO for cloud servers from Astera Labs.

Articles & Insights

Cloud Infrastructure Fleet Management Made Easy With COSMOS

Large server deployments for Artificial Intelligence (AI) and general-purpose computing in hyperscale data centers provide enormous benefits in terms of raw compute power, efficiency, and cost amortization. The on-demand nature and low up-front cost of cloud computing is attractive to an increasing number of enterprises. However, managing such a large fleet of systems presents complex… Read More »

Memory Wall 3
Breaking Through the Memory Wall

The term “memory wall” was first coined in 1994 to define what was becoming an obvious problem at the time: processor performance was outpacing memory interconnect bandwidth. In other words, memory access was limiting compute performance. Almost 30 years later this statement still holds true, especially in memory-intensive applications such as artificial intelligence (AI) where… Read More »

Astera Labs Delivers Industry-First CXL Interop with DDR5-5600 Memory Modules

Earlier this year, we announced the launch of our Cloud-Scale Interop Lab for CXL to provide robust interoperability testing between our Leo Memory Connectivity Platform and a growing ecosystem of CXL supported CPUs, memory modules and operating systems. By providing this critical testing, we enable customers to deploy CXL-attached memory with confidence by minimizing interoperational… Read More »

Three Things to Know about Astera Labs’ Taurus Ethernet Smart Cable Module Diagnostic Capabilities

Today’s data centers are under pressure to keep up with the ever-increasing demand for data processing, transfer, and storage. This is especially true with the advent of generative artificial intelligence (AI) and the continued investments by more than 97% of organizations in big data and AI initiatives[1]. To keep this data moving and easily accessible,… Read More »