Aries PCIe®/CXL® Smart Cable Modules™
Aries PCIe/CXL Smart Cable Modules™ (Aries SCMs) extend PCIe 5.0 signal reach enabling multi-rack GPU clustering across dense AI racks. Aries SCMs are powered by the industry’s most widely deployed and field-tested Aries PCIe/CXL Smart DSP Retimer portfolio.
- First to market 7 meters reach over flexible copper cables
- Supports various copper cable gauges
- Purpose-built in multiple form factors enabling a flexible supply chain
- Compatible with PCIe 5.0, including backwards compatibility with previous PCIe generations
- 32 GT/s, 16 GT/s, 8 GT/s, 5 GT/s, and 2.5 GT/s data rates with automatic link equalization
- x16, x8, x4, x2 flexible link bifurcation
- Optimizes cable routing, serviceability, and air flow with thin copper cables
- COnnectivity System Management and Optimization Software (COSMOS) suite for extensive link management, fleet management, and RAS features
Why Use Aries Smart Cable Modules?
Aries SCMs enable robust, easy-to-design PCIe and CXL cabling while also offering COSMOS' suite of built-in advanced fleet management, security, and deep diagnostic capabilities critical to ensuring high reliability and up-time.
Supported Data Rates: 32 GT/s, 16 GT/s, 8 GT/s, 5 GT/s, and 2.5 GT/s data rates with automatic link equalization
Power Efficient: Low power CMOS process and L1.0 low-power mode minimizes power consumption
Low Latency: Less than 10ns
Easy System Design
Thin Cable Gauge: Offering thin cables in various lengths for flexible bend radius
Flexible Supply Chain: Aries SCMs are compatible with multiple cable vendors for ease of second sourcing of active cable assemblies
Interop Testing: Rigorous system testing all major hosts and 50+ endpoints
Quick Debug: Built-in protocol analyzer with Link state history and timestamps, full non-destructive eye scan for RX Lane margining, self-test features to minimize link downtime and accelerate fault isolation
Deep Diagnostics: Firmware-driven link health monitoring to alert BMC of any possible link performance issues
Aries PCIe®/CXL® Smart Cable Modules™: DesignCon Demo
At DesignCon, we showcased our new Aries PCIe®/CXL® Smart Cable Modules (SCMs) that enable multi-rack GPU clustering for AI with an industry-leading 7-meter reach over flexible copper cables.
Aries PCIe®/CXL® Smart Cable Modules™: First Look Demo
Get your first look at an end-to-end demonstration of our Aries PCIe/CXL Smart Cable Modules (SCMs) that enable multi-rack GPU clustering for AI with an industry-first 7 meters reach over flexible copper cables.
Interop Bulletin: Astera Labs Completes Interop Testing with 5th Gen Intel Xeon Scalable Processors
We’ve collaborated with Intel to offer our portfolio of PCIe® and CXL® solutions to unleash the full potential of 5th Gen Intel Xeon Scalable processors. We have completed rigorous interoperability testing in our Cloud-Scale Interop Lab to enable hyperscalers and OEMs to mitigate design risks, accelerate time-to-market, and deploy Intel-based platforms with confidence at cloud-scale.
Artificial intelligence (AI) is the single most transformative technology impacting everyday lives. Data-intensive AI applications as well as in-memory databases, high performance computing (HPC) and high-performance file systems are driving the need for faster interconnects between CPUs, GPUs, TPUs, DPUs, SmartNICs and FPGAs. Low latency is also critical, especially for memory interconnects. Compute Express Link™… Read More »Read More
We have entered the Age of Artificial Intelligence and Generative AI is developing at a rapid pace and becoming integral to our lives. According to Bank of America analysts, “just as the iPhone led to an explosion in the use of smartphones and phone apps, ChatGPT-like technology is revolutionizing AI”. Generative AI is changing every… Read More »Read More
Data centers today have a lot of servers, and within each server there is an abundance of storage, specialized accelerators, and networking/communications infrastructure. These represent tens of thousands of interconnected systems, and with the rise of hyperscalers and cloud service providers, the scale of data infrastructure is only expected to grow in the years to… Read More »Read More
PCIe 5.0 ushers in the era of >1Tbps of data bandwidth between two PCIe nodes, and noticeably greater Link Errors and DLLP Retries are likely to occur. By reducing insertion loss (shorter trace, better material, connectors, etc.) or adding retimers to some topologies, system designers can minimize system-level headaches with a target of 1E-17 or lower BER.Read More