AsteraLabs-Blue-Grey-Hz
  • Applications
  • Products
    • Product Overview

      Built in the cloud, for the cloud.

      • Hardware Solutions
      • Design Services
      • Buy and Sample
    • Smart Retimers
      • Aries PCIe®/CXL™ Smart Retimers

        Industry-proven Smart Retimers for PCI Express® (PCIe) 4.0, PCIe 5.0, and Compute Express Link™ (CXL) systems

    • Smart Cable Modules
      • Taurus Ethernet Smart Cable Modules™

        Overcome reach, signal integrity, and bandwidth utilization issues for 100G/Lane Ethernet connectivity

    • CXL Memory Platform
      • Leo CXL Memory Connectivity Platform Pre-production

        CXL-attached memory expansion, pooling, and sharing for cloud servers

  • Cloud-Scale Interop Lab
    • Aries PCIe/CXL Smart Retimers

      Learn how Astera Labs enables you to deploy PCIe and CXL systems with confidence.

    • Leo CXL Memory Connectivity Platform

      Learn how Astera Labs enables you to deploy CXL-attached memory with confidence.

  • Technology Insights
    • Articles

      Browse our knowledge base articles for information about our products and technologies.

    • Video Center

      Explore our educational and technical video center to support your design needs.

    • Document Library

      Find app notes, white papers and more in our technical resource library.

    • FAQs

      Find answers to the most frequently asked questions about our products and technologies.

    • Webinars

      Created by engineers for engineers, our webinar series explores the most important topics related to hyperscale datacenters.

  • Careers
  • About
    • About Us
    • Team
    • Support Portal    
    • Quality
    • News & Articles
    • Events
  • Contact

News & Articles

Home » News & Articles

News & Articles

All
  • All
  • Astera Labs Press Releases
  • In the News
  • Industry News

Astera Labs Welcomes Release of CXL™ 3.0 Specification

August 3, 2022

“The new CXL 3.0 Specification doubles bandwidth, enhances fabric management, and expands the scale of heterogenous compute, resulting in significant optimizations for AI and Machine Learning. Astera Labs is proud to collaborate with the CXL Consortium in the development of the new specification and we look forward to leveraging CXL 3.0 to expand our portfolio of purpose-built connectivity solutions.”

Jitendra Mohan, CEO, Astera Labs

Astera Labs Opens New R&D Design Center to Accelerate Product Development by Tapping into Greater Toronto’s Rich Engineering Talent Base

April 27, 2022

“We’re thrilled to officially open our new R&D Design Center in the Toronto Area and expand Astera Labs’ engineering workforce to support our rapid transition from a successful start-up to a mature global company,” said Sanjay Gajendra, chief business officer, Astera Labs. “We thank Markham Mayor Frank Scarpitti for participating in our ribbon cutting ceremony to mark this momentous occasion and look forward to harnessing the region’s rich engineering talent that will shape the future of intelligent connectivity solutions.”

“The City welcomes Astera Labs’ first Research and Development Centre outside of the US’ Silicon Valley to Markham’s innovation corridor — Canada’s second largest tech cluster,” said Frank Scarpitti, Mayor of Markham. “Astera Labs’ investment in technology and product development in the semiconductor vertical is vital to our local economy as it draws on the City’s diverse and dense talent base. We look forward to Astera Labs’ many successes.”

Astera Labs Adds Industry Veterans to Support Rapid Growth and New Product Development

April 19, 2022

“This is an exciting moment of growth for Astera Labs, and we are thrilled to welcome Sanjay, Richard, and Philip as we continue to mature as a company,” said Sanjay Gajendra, chief business officer for Astera Labs. “With decades of shared experience between these proven industry veterans, I’m confident that they will make an immediate impact throughout the company, support wide-spread expansion of existing product families, and guide development of new purpose-built connectivity solutions in strategic markets.”

Astera Labs Welcomes Establishment of New UCIe Chiplet Interconnect Standard

April 4, 2022

“The new UCIe specification enables innovative chiplet solutions to optimize power, performance, cost, and time to market of large SoCs for data centers as well as enhanced resource sharing and pooling across servers,” said Jitendra Mohan, CEO, Astera Labs. “We are excited to support this new industry effort with our proven expertise in intelligent CXL and PCIe interconnects and look forward to expanding our purpose-built connectivity solutions portfolio to include products based on the UCIe standard.”

Astera Labs Unlocks Next-Gen Cloud Connectivity with Aries PCIe® 5.0 and CXL™ 2.0 Smart Retimers Production Release

March 9, 2022

“PCIe 5.0 and CXL technologies are key building blocks to address the high-speed connectivity requirements of next-generation servers running intelligent workloads in the cloud,” said Jitendra Mohan, CEO, Astera Labs. “Production release and successful cross-vendor interoperability testing of our Aries Smart Retimers will support a smooth transition to higher-bandwidth interconnects with purpose-built fleet management features.”

Astera Labs Broadens Hardware Development and Product Strategy with New Leadership Appointments

December 14, 2021

“I am excited to have Aleksandr expand his role within Astera Labs to lead our hardware engineering team as we expand our focus on providing system and board level connectivity solutions for data-centric applications,” said Jitendra Mohan, chief executive officer for Astera Labs. “Casey’s elevation to the role of chief product officer and Aleksandr’s appointment as vice president of hardware engineering will strengthen the company’s ability to define, drive and deliver compelling solutions for distributing data in intelligent systems.”

Astera Labs Launches Industry’s First Smart Cable Modules to Overcome 400/800G Ethernet Connectivity Bottlenecks in Data Centers

November 15, 2021

“Our new Taurus Smart Cable Module solution tackles hyperscalers’ emerging 50G and 100G/Lane Ethernet design challenges, which impact reach, signal integrity, physical constraints, power budgets and bandwidth utilization,” said Sanjay Gajendra, CBO, Astera Labs. “The Taurus modular approach reduces barriers of adoption in the industry by enabling established cable OEMs to rapidly develop multiple Ethernet solutions for various speed generations, while also allowing cloud service providers to maintain a flexible supply chain of interconnects.”

Astera Labs Introduces Industry’s First CXL™ 2.0 Memory Accelerator SoC Platform

November 15, 2021

“CXL is a true game changer for hyperscale data centers, enabling memory expansion and pooling capabilities to support a new era of data-centric and composable compute infrastructure,” said Jitendra Mohan, CEO, Astera labs. “We have developed the Leo SoC platform in lockstep with leading processor vendors, system OEMs, and strategic cloud customers to unleash the next generation of memory interconnect solutions.”

Astera Labs Nominated as Finalist for GSA’s 2021 ‘Start-Up to Watch’ Award | Business Wire

November 4, 2021

“The GSA congratulates Astera Labs on being nominated as a finalist for the 2021 ‘Start-Up to Watch’ award,” said Jodi Shelton, GSA CEO and co-founder. “Astera was selected for demonstrating vision and innovative application of its technology for overcoming barriers to realizing the benefits of artificial intelligence and machine learning in the cloud.”

Astera Labs Aries Smart Retimer Wins 2021 LEAP Award

October 25, 2021

“We are proud and equally thankful for the recognition this award bestows upon us,” said Casey Morrison, vice president of products for Astera Labs. “Astera employees’ unwavering commitment to our vision of making artificial intelligence in the cloud a reality, along with support from our partners, customers and investors has enabled us to deliver industry-leading solutions.”

  • 1
  • 2
  • 3
  • Next »
  • Aries PCIe/CXL Smart Retimers
  • Taurus Ethernet Smart Cable Modules
  • Leo CXL Memory Connectivity Platform
  • Cloud-Scale Interop Lab
  • Applications
  • Quality
  • Technology Insights
  • Contact Us
  • Careers
  • News & Articles
  • Support Portal    
Subscribe for Updates
Please enter your name.
Please enter a valid email address.
Subscribe

Thanks for subscribing! 

Something went wrong. Please check your entries and try again.

By submitting this form, you are consenting to receive emails from Astera Labs. You can revoke your consent at any time by using the Unsubscribe link found at the bottom of every email.

AsteraLabs-WhitewBug-Hz

Copyright © 2023 Astera Labs, Inc. All rights reserved.

Site Map I Privacy Policy I Terms of Use | Terms of Sale