Aries PCIe®/CXL® Smart DSP Retimers

Ramping volume production of Aries 6

Download Portfolio Brief

Gold Standard PCIe® Retimer Portfolio

Field-tested and widely deployed at all major hyperscalers & AI platform providers

  • Solves high-speed PCIe®/CXL® signal integrity challenges in AI and general purpose servers with reliable 3x reach extension
  • Purpose-built for AI and cloud infrastructure delivering high performance, low power, and seamless interoperability
  • Provides a smart connectivity backbone that is reliable, scalable and customizable for diverse cloud-scale deployments
  • Comprehensive solution complete with software suite for advanced Link, Fleet & RAS telemetry & diagnostics

Aries 6 Highlights

Seamless upgrade from 2nd generation Aries 5 utilizing industry standard footprints

Lowest Power
PCIe 6.X Retimer

Optimizes cloud infrastructure TCO & simplifies system design

Robust Signal
Integrity

64GT/s PAM4 SerDes and DSP customized for demanding AI server channels

Enhanced Diagnostics
& Telemetry

Extended capabilities through in-band and out-of-band management

Why AI & Cloud Providers Use the Aries Retimer Portfolio

Enhanced portfolio with years of learnings from cloud-scale deployments

Robustness

  • Enhanced Signal Integrity 

    Proven track record of solving high-speed PCIe/CXL signal integrity challenges with reliable 3x reach extension

  • Optimized Thermal Efficiency

    Low power Retimers with integrated heat spreader simplify platform thermal design and cooling while reducing infrastructure TCO

  • Rigorous Interop Testing

    System testing with major hosts and 50+ endpoints in our Cloud-Scale Interop Lab minimizes interoperation risk and accelerates time-to-market

Ease-of-use

  • Simple Board Design

    Small package footprint with integrated AC coupling caps and flexible clocking modes simplify routing and reduce solution size

  • Comprehensive Retimer Portfolio

    Multiple packages (8/16 lane), protocols (PCIe/CXL) and form factors (ICs/Smart Cable Modules/boards) for diverse AI & cloud

  • SW-defined Architecture 

    COSMOS with Aries software-defined architecture adjusts protocol and state transitions to support open and diverse PCIe ecosystem

Fleet Management

  • Quick Debug

    Built-in protocol analyzer with Link state history and timestamps, full non-destructive eye scan for RX Lane margining, self-test features to minimize link downtime and accelerate fault isolation

  • Deep Diagnostics

    Firmware-driven link health monitoring to alert BMC of any possible link performance issues

  • In-field Upgrade

    COSMOS software upgrades enable seamless deployment of new features into existing infrastructure in the field

Use Cases

AI Server Head Node

Deliver high-performance, robust PCIe link connectivity with optimized thermal efficiency for CPU root complex server boards that connect to GPU baseboards…

Modular Infrastructure

Accelerate general purpose server deployments with high performance, robust PCIe connectivity solutions in modular infrastructure based on industry standard…

Resources

Evaluation Kits

Evaluation KitImageDocumentsDescriptionMax PCIe GenPCIe LanesPack QuantityOrderingProduction Status
Equinox 6 PCIe® 6.x Riser CardEquinox 6 PCIe® 6.x Riser Cardhttps://www.asteralabs.com/wp-content/uploads/2024/03/Astera_Labs_Aries_Equinox_6_Retimer_CEM_AIC_Product_Brief.pdfAries 6 Smart Retimer CEM-CEM Add-in-CardPCIe 6.xx 16

1

Contact Us, https://www.asteralabs.com/contact-us/Pre-Production
Solstice 6 PCIe 6.x Riser CardSolstice 6 PCIe 6.x Riser Cardhttps://www.asteralabs.com/wp-content/uploads/2024/03/Astera_Labs_Aries_Solstice_6_Retimer_MCIO_AIC_Product_Brief.pdfAries 6 Smart Retimer CEM-MCIO Add-in-CardPCIe 6.xx 16

1

Contact Us, https://www.asteralabs.com/contact-us/Pre-Production
Equinox 5 PCIe® 5.0 Riser CardEquinox 5 PCIe® 5.0 Riser Cardhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Eclipse_Equinox.pdfAries 5 Smart Retimer CEM-CEM Add-in-CardPCIe 5.0x 16

1

Contact Us, https://www.asteralabs.com/contact-us/Production
COMET-REVACOMET-REVAhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_comet_product_brief.pdfAstera Labs USB-to-I2C Communication Module

1

Contact Us, https://www.asteralabs.com/contact-us/Production

Ordering Information

Orderable Part NumberDocumentsRetimer GenerationMax PCIe GenPCIe LanesOrderingStatus
PT6082LRhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf3rdPCIe 6.xx 8Contact Us, https://www.asteralabs.com/product-details/PT6082LR/Pre-Production
PT6082LXhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf3rdPCIe 6.x / CXL 3.xx 8Contact Us, https://www.asteralabs.com/product-details/PT6082LX/Pre-Production
PT6162LRhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf3rdPCIe 6.xx 16Contact Us, https://www.asteralabs.com/product-details/PT6162LR/Pre-Production
PT6162LXhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf3rdPCIe 6.x / CXL 3.xx 16Contact Us, https://www.asteralabs.com/product-details/PT6162LX/Pre-Production
PT5082LRhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf3rdPCIe 5.0x 8Contact Us, https://www.asteralabs.com/product-details/PT5082LR/Pre-Production
PT5082LXhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf3rdPCIe 5.0 / CXL 2.0x 8Contact Us, https://www.asteralabs.com/product-details/PT5082LX/Pre-Production
PT5162LRhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf3rdPCIe 5.0x 16Contact Us, https://www.asteralabs.com/product-details/PT5162LR/Pre-Production
PT5162LXhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf3rdPCIe 5.0 / CXL 2.0x 16Contact Us, https://www.asteralabs.com/product-details/PT5162LX/Pre-Production
PT5081LRhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf2ndPCIe 5.0x 8Contact Us, https://www.asteralabs.com/product-details/PT5081LR/Production
PT5081LXhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf2ndPCIe 5.0 / CXL 2.0x 8Contact Us, https://www.asteralabs.com/product-details/PT5081LX/Production
PT5161LRhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf2ndPCIe 5.0x 16Contact Us, https://www.asteralabs.com/product-details/pt5161lr/Production
PT5161LXhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf2ndPCIe 5.0 / CXL 2.0x 16Contact Us, https://www.asteralabs.com/product-details/pt5161lx/Production
PT4080LRhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf1stPCIe 4.0x 8Contact Us, https://www.asteralabs.com/product-details/pt4080lr/Production
PT4161LRhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf1stPCIe 4.0x 16Contact Us, https://www.asteralabs.com/product-details/pt4161lr/Production

Building the Software Stack for AI Infrastructure 2.0: Why Standards-Based Connectivity Management Matters

How our collaboration with ASPEED and Insyde on OpenBMC support advances the vision of open, interoperable AI rack infrastructure We’re at an inflection point in AI infrastructure. As I watch hyperscalers architect their next-generation AI racks, I see a fundamental shift happening—one that goes far beyond just faster GPUs and higher bandwidth connections. We’re witnessing the… Read more

Breaking the 100 GB/s Barrier: Astera Labs and Micron Demonstrate Production-Ready PCIe 6 Storage Performance at FMS 2025

The future of AI infrastructure arrived at the Future of Memory and Storage (FMS) 2025 conference, where Astera Labs and Micron achieved a groundbreaking milestone: over 100 GB/s of sustained throughput using production-ready PCIe 6 technology. This industry-first demonstration represents a transformative advancement in AI storage performance, featuring four Micron 9650 PCIe Gen6 SSDs and… Read more

Astera Labs at FMS 2025: Accelerating Storage and Memory Innovation in the AI Infrastructure 2.0 Era

As AI models push computational boundaries with breakthrough reasoning capabilities, storage and memory must also evolve to optimize AI Infrastructure 2.0. From training massive models to enabling real-time inference, every part of the AI workflow relies on seamless connectivity between diverse storage and memory technologies.Join Astera Labs at the Future of Memory and Storage Summit… Read more

Astera Labs Announces Financial Results for the Third Quarter of Fiscal Year 2025

Record quarterly revenue of $230.6 million, up 20% QoQ and 104% YoYStrong Q3 revenue growth driven by new AI platform ramps featuring multiple product familiesScorpio fabric switch design wins expand to several platforms at multiple hyperscaler customersSAN JOSE, CA, U.S. – November 4, 2025 – Astera Labs, Inc. (Nasdaq: ALAB), a leader in semiconductor-based connectivity solutions… Read more

Astera Labs to Acquire aiXscale Photonics

Deal is expected to help enable scale-up photonic chiplets in AI Infrastructure 2.0 and accelerate Astera Labs’ deployment of rack-scale solutionsSAN JOSE, Calif.—October 22, 2025—Astera Labs, Inc. (Nasdaq: ALAB), a leader in semiconductor-based connectivity solutions for rack-scale AI infrastructure, today announced that it has entered into a definitive agreement to acquire aiXscale… Read more

Astera Labs Joins Arm Total Design to Accelerate Custom AI Infrastructure Solutions 

Collaboration addresses growing rack-scale infrastructure demands with custom AI chiplet architecture connectivity solutions SAN JOSE, Calif.–October 14, 2025–Astera Labs, Inc. (Nasdaq: ALAB), a leader in semiconductor-based connectivity solutions for rack-scale AI infrastructure, today announced it has joined Arm® Total Design, a comprehensive ecosystem dedicated to accelerating… Read more

Astera Labs Showcases Rack-Scale AI Ecosystem Momentum at OCP Global Summit

Comprehensive collaborations spanning GPU, CPU, cables & connectors, ODM, software management, and IP/design & verification providers show growing support for open standards driving AI Infrastructure 2.0SAN JOSE, Calif.—October 13, 2025—Astera Labs, Inc. (Nasdaq: ALAB), a leader in semiconductor-based connectivity solutions for rack-scale AI infrastructure, today announced… Read more

COSMOS and OpenBMC Demo at OCP 2025

Through collaboration with ASPEED Technology and Insyde Software, Astera Labs has extended COSMOS features into production AI systems to standardize management, monitoring and diagnostics of retimers and scale-up switches with OpenBMC and DMTF Redfish APIs. COSMOS now offers:Standard APIs for configuration, monitoring and lifecycle controlActionable insights with granular visibility into… Read more

CXL Memory Innovation at OCP 2025

Rack-scale memory innovation is unlocked with CXL. At OCP Global Summit 2025, Astera Labs demonstrated how Leo CXL Smart Memory Controllers can eliminate AI infrastructure bottlenecks with regards to memory capacity and bandwidth.3x concurrent LLM instances at higher AI throughput3x increased throughput w/ CXL at higher user count3x lower latency with CXLHigher GPU utilization on average with… Read more

AI Open Rack Demo at OCP 2025

As AI workloads exceed the limits of traditional servers, Astera Labs is making Open Rack Architecture a reality. Seamless integration of compute and switch platforms at rack scale is key to unlocking a unified AI engine. Together with our ecosystem partners, Astera Labs is driving this vision forward—transforming concept into real-world impact.Watch Brian Deng showcase our AI Open Rack… Read more