Aries PCIe®/CXL® Smart DSP Retimers

Ramping volume production of Aries 6

Download Portfolio Brief

Gold Standard PCIe® Retimer Portfolio

Field-tested and widely deployed at all major hyperscalers & AI platform providers

  • Solves high-speed PCIe®/CXL® signal integrity challenges in AI and general purpose servers with reliable 3x reach extension
  • Purpose-built for AI and cloud infrastructure delivering high performance, low power, and seamless interoperability
  • Provides a smart connectivity backbone that is reliable, scalable and customizable for diverse cloud-scale deployments
  • Comprehensive solution complete with software suite for advanced Link, Fleet & RAS telemetry & diagnostics

Aries 6 Highlights

Seamless upgrade from 2nd generation Aries 5 utilizing industry standard footprints

Lowest Power
PCIe 6.X Retimer

Optimizes cloud infrastructure TCO & simplifies system design

Robust Signal
Integrity

64GT/s PAM4 SerDes and DSP customized for demanding AI server channels

Enhanced Diagnostics
& Telemetry

Extended capabilities through in-band and out-of-band management

Why AI & Cloud Providers Use the Aries Retimer Portfolio

Enhanced portfolio with years of learnings from cloud-scale deployments

Robustness

  • Enhanced Signal Integrity 

    Proven track record of solving high-speed PCIe/CXL signal integrity challenges with reliable 3x reach extension

  • Optimized Thermal Efficiency

    Low power Retimers with integrated heat spreader simplify platform thermal design and cooling while reducing infrastructure TCO

  • Rigorous Interop Testing

    System testing with major hosts and 50+ endpoints in our Cloud-Scale Interop Lab minimizes interoperation risk and accelerates time-to-market

Ease-of-use

  • Simple Board Design

    Small package footprint with integrated AC coupling caps and flexible clocking modes simplify routing and reduce solution size

  • Comprehensive Retimer Portfolio

    Multiple packages (8/16 lane), protocols (PCIe/CXL) and form factors (ICs/Smart Cable Modules/boards) for diverse AI & cloud

  • SW-defined Architecture 

    COSMOS with Aries software-defined architecture adjusts protocol and state transitions to support open and diverse PCIe ecosystem

Fleet Management

  • Quick Debug

    Built-in protocol analyzer with Link state history and timestamps, full non-destructive eye scan for RX Lane margining, self-test features to minimize link downtime and accelerate fault isolation

  • Deep Diagnostics

    Firmware-driven link health monitoring to alert BMC of any possible link performance issues

  • In-field Upgrade

    COSMOS software upgrades enable seamless deployment of new features into existing infrastructure in the field

Use Cases

AI Server Head Node

Deliver high-performance, robust PCIe link connectivity with optimized thermal efficiency for CPU root complex server boards that connect to GPU baseboards…

Modular Infrastructure

Accelerate general purpose server deployments with high performance, robust PCIe connectivity solutions in modular infrastructure based on industry standard…

Resources

Evaluation Kits

Evaluation KitImageDocumentsDescriptionMax PCIe GenPCIe LanesPack QuantityOrderingProduction Status
Equinox 6 PCIe® 6.x Riser CardEquinox 6 PCIe® 6.x Riser Cardhttps://www.asteralabs.com/wp-content/uploads/2024/03/Astera_Labs_Aries_Equinox_6_Retimer_CEM_AIC_Product_Brief.pdfAries 6 Smart Retimer CEM-CEM Add-in-CardPCIe 6.xx 16

1

Contact Us, https://www.asteralabs.com/contact-us/Pre-Production
Solstice 6 PCIe 6.x Riser CardSolstice 6 PCIe 6.x Riser Cardhttps://www.asteralabs.com/wp-content/uploads/2024/03/Astera_Labs_Aries_Solstice_6_Retimer_MCIO_AIC_Product_Brief.pdfAries 6 Smart Retimer CEM-MCIO Add-in-CardPCIe 6.xx 16

1

Contact Us, https://www.asteralabs.com/contact-us/Pre-Production
Equinox 5 PCIe® 5.0 Riser CardEquinox 5 PCIe® 5.0 Riser Cardhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Eclipse_Equinox.pdfAries 5 Smart Retimer CEM-CEM Add-in-CardPCIe 5.0x 16

1

Contact Us, https://www.asteralabs.com/contact-us/Production
COMET-REVACOMET-REVAhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_comet_product_brief.pdfAstera Labs USB-to-I2C Communication Module

1

Contact Us, https://www.asteralabs.com/contact-us/Production

Ordering Information

Orderable Part NumberDocumentsRetimer GenerationMax PCIe GenPCIe LanesOrderingStatus
PT6082LRhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf3rdPCIe 6.xx 8Contact Us, https://www.asteralabs.com/product-details/PT6082LR/Pre-Production
PT6082LXhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf3rdPCIe 6.x / CXL 3.xx 8Contact Us, https://www.asteralabs.com/product-details/PT6082LX/Pre-Production
PT6162LRhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf3rdPCIe 6.xx 16Contact Us, https://www.asteralabs.com/product-details/PT6162LR/Pre-Production
PT6162LXhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf3rdPCIe 6.x / CXL 3.xx 16Contact Us, https://www.asteralabs.com/product-details/PT6162LX/Pre-Production
PT5082LRhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf3rdPCIe 5.0x 8Contact Us, https://www.asteralabs.com/product-details/PT5082LR/Pre-Production
PT5082LXhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf3rdPCIe 5.0 / CXL 2.0x 8Contact Us, https://www.asteralabs.com/product-details/PT5082LX/Pre-Production
PT5162LRhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf3rdPCIe 5.0x 16Contact Us, https://www.asteralabs.com/product-details/PT5162LR/Pre-Production
PT5162LXhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf3rdPCIe 5.0 / CXL 2.0x 16Contact Us, https://www.asteralabs.com/product-details/PT5162LX/Pre-Production
PT5081LRhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf2ndPCIe 5.0x 8Contact Us, https://www.asteralabs.com/product-details/PT5081LR/Production
PT5081LXhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf2ndPCIe 5.0 / CXL 2.0x 8Contact Us, https://www.asteralabs.com/product-details/PT5081LX/Production
PT5161LRhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf2ndPCIe 5.0x 16Contact Us, https://www.asteralabs.com/product-details/pt5161lr/Production
PT5161LXhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf2ndPCIe 5.0 / CXL 2.0x 16Contact Us, https://www.asteralabs.com/product-details/pt5161lx/Production
PT4080LRhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf1stPCIe 4.0x 8Contact Us, https://www.asteralabs.com/product-details/pt4080lr/Production
PT4161LRhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Aries_PCIe_CXL_Smart_DSP_Retimers.pdf1stPCIe 4.0x 16Contact Us, https://www.asteralabs.com/product-details/pt4161lr/Production

Breaking the 100 GB/s Barrier: Astera Labs and Micron Demonstrate Production-Ready PCIe 6 Storage Performance at FMS 2025

The future of AI infrastructure arrived at the Future of Memory and Storage (FMS) 2025 conference, where Astera Labs and Micron achieved a groundbreaking milestone: over 100 GB/s of sustained throughput using production-ready PCIe 6 technology. This industry-first demonstration represents a transformative advancement in AI storage performance, featuring four Micron 9650 PCIe Gen6 SSDs and… Read more

Astera Labs at FMS 2025: Accelerating Storage and Memory Innovation in the AI Infrastructure 2.0 Era

As AI models push computational boundaries with breakthrough reasoning capabilities, storage and memory must also evolve to optimize AI Infrastructure 2.0. From training massive models to enabling real-time inference, every part of the AI workflow relies on seamless connectivity between diverse storage and memory technologies.Join Astera Labs at the Future of Memory and Storage Summit… Read more

Astera Labs at OCP APAC Summit: Advancing Open AI Infrastructure 2.0 Through Rack-Scale Connectivity

As AI training clusters scale to 200,000+ GPUs, traditional server architectures require a fundamental paradigm shift to handle this unprecedented scale. Join Astera Labs at the OCP APAC Summit, August 5-6 in Taipei, as we put a spotlight on the transition to AI Infrastructure 2.0—where the rack is replacing the server as the new unit of compute.This transformation isn’t just evolutionary—it’s… Read more

Astera Labs Announces Third Quarter 2025 Financial Conference Participation

SAN JOSE, CA, U.S. – Aug. 20, 2025 – Astera Labs, Inc. (Nasdaq: ALAB), a leader in semiconductor-based connectivity solutions for rack-scale AI infrastructure, today announced its participation in financial conferences for the third quarter 2025.Deutsche Bank 2025 Technology Conference on Aug. 28, 2025. Astera Labs’ presentation is scheduled for 12:30 pm PT.Citi’s 2025 Global… Read more

Astera Labs Announces Financial Results for the Second Quarter of Fiscal Year 2025

Record quarterly revenue of $191.9 million, up 20% QoQ and 150% YoY, and record operating cash flow generation of $135.4 millionIndustry leading PCIe 6 connectivity portfolio ramping in volume on customized rack-scale AI systemsScorpio Fabric Switch design wins expand across multiple new customers and applicationsSAN JOSE, CA, U.S. – August 5, 2025 – Astera Labs, Inc. (Nasdaq:… Read more

Astera Labs Opens New Global Headquarters in San Jose to Accelerate AI Infrastructure Innovation

900-employee campus powers Astera Labs’ mission to usher in the rack-scale computing eraSAN JOSE, Calif.– July 18, 2025 – Astera Labs, Inc. (Nasdaq: ALAB), a provider of semiconductor connectivity solutions for AI and cloud infrastructure, today announced the opening of its new corporate headquarters in San Jose, California. Designed to accommodate up to 900 employees, the new… Read more

Astera Labs Announces Conference Call to Review Second Quarter 2025 Financial Results

SAN JOSE, Calif., July 08, 2025 — Astera Labs, Inc. (Nasdaq: ALAB), a global leader in semiconductor-based connectivity solutions for AI and cloud infrastructure, today announced that it will release its financial results for the second quarter 2025 after the close of market on Tuesday, Aug. 5, 2025. Astera Labs will host a corresponding conference call at 1:30 p.m. Pacific Time, 4:30… Read more

Rack-Scale AI Connectivity with UALink

When the ecosystem works together, innovation happens faster. As a founding board member of the UALink™ Consortium, learn how Astera Labs – in collaboration with XPU partners – plans to deliver a complete portfolio of UALink products to support scale-up AI infrastructure. Read more

Leading the AI Infrastructure 2.0 Era

AI has outgrown the server. The rack is now the unit of compute — a tightly integrated, AI-optimized system. Welcome to AI Infrastructure 2.0.Astera Labs’ co-founders share how the company is leading the transition to AI Infrastructure 2.0 with a complete portfolio of purpose-built silicon hardware and software solutions grounded in open standards. Read more

Accelerate AI with Real-World CXL Platforms

We collaborated with SMART Modular Technologies to showcase our Leo CXL™ Smart Memory Controller in a real-world setup that delivered up to 2TB of additional CXL memory with SMART CXL add-in cards.In the demo, Large Language Model inferencing tasks were run using FlexGen, achieving 5.5× higher throughput and 90% GPU utilization—demonstrating the efficiency gains CXL brings to AI workloads…. Read more