Leo CXL® Smart Memory Controllers

Purpose-built memory expansion, sharing, and pooling for AI and cloud platforms

Memory Solutions for the AI Era

  • Accelerates AI and cloud infrastructure with memory expansion, sharing, and pooling for enhanced performance
  • Eliminates bandwidth/capacity bottlenecks, reduces total cost of ownership, and optimizes memory utilization
  • Ensures end-to-end data integrity and protection with best-in-class industry standard security features
  • Delivers server-grade customizable RAS, advanced diagnostics, and fleet management via COSMOS suite

Leo Highlights

Accelerating AI with CXL Memory

Increase Memory
Capacity

With multiple DDR5 channels,
up to 5600 MT/s

Seamless
Interoperability Across

Stress tested with all major xPUs and Memory vendors

Enhanced Diagnostics
& Telemetry

Advanced capabilities through in-band and out-of-band management

Leo Delivers Proven Application Value with CXL

Astera Labs’ Leo CXL Smart Memory Controller is the industry’s first purpose-built solution that supports both memory expansion and memory pooling to solve performance bottlenecks and capacity constraints in cloud servers.

AI Inferencing: Recommendation System

73% more recommendations per second

AI Inferencing: Chatbot Services

40% faster time to insights with LLM

HPC: Computer Aided Engineering

50% more iterations per second

In-Memory Databases: Transaction Processing

150% more transactions per second

E-Series

  • Memory Expansion

P-Series

  • Memory Expansion
  • Memory Pooling
  • Memory Sharing

Leo A-Series Hardware Solutions

Leo A-Series CXL Smart Memory Hardware solutions offer all the benefits of Leo Controllers and enable quick plug-and-play deployment with faster time-to-market for system OEMs and data centers.

  • PCIe x16 CEM add-in card form factor
  • Up to 4x DDR5 RDIMMs supporting up to 2TB
  • On-board debug connectors for fleet management on Cloud Servers
  • Temperature and health monitoring of Leo controller and memory
  • RDIMM fault isolation and error correction
  • High volume production-qualified solutions with robust supply chain

Use Cases

Read more

Memory Disaggregation

Expand, pool and share memory between multiple servers to increase memory bandwidth and capacity while providing the option to reclaim stranded or under-utilized…

Resources

Ordering Information

Orderable Part NumberImageDocumentsDescriptionCXL SpecCXL LinkMemoryCapacityExpansionPooling / SharingOrdering
A1000-1254ABA1000-1254ABhttps://www.asteralabs.com/wp-content/uploads/2025/05/PB_Leo_CXL_Smart_Memory_Controllers.pdfLeo A1000 CXL™ Smart Memory Add-in CardCXL 1.1/2.016x32G4x DDR5-5600 RDIMM slots, 2TB2TBYesYeshttps://www.asteralabs.com/product-details/a1000-1254ab/
CM5082E-*CM5082E-*https://www.asteralabs.com/wp-content/uploads/2025/05/PB_Leo_CXL_Smart_Memory_Controllers.pdfLeo E-Series CXL 2.0 x8 Smart Memory ControllerCXL 1.1/2.08x32G2ch DDR5 Up To 5600MT/s2TBYesNohttps://www.asteralabs.com/product-details/cm5082e/
CM5162E-*CM5162E-*https://www.asteralabs.com/wp-content/uploads/2025/05/PB_Leo_CXL_Smart_Memory_Controllers.pdfLeo E-Series CXL 2.0 x16 Smart Memory ControllerCXL 1.1/2.016x32G2ch DDR5 Up To 5600MT/s2TBYesNohttps://www.asteralabs.com/product-details/cm5162e/
CM5162P-*CM5162P-*https://www.asteralabs.com/wp-content/uploads/2025/05/PB_Leo_CXL_Smart_Memory_Controllers.pdfLeo P-Series CXL 2.0 x16 Smart Memory ControllerCXL 1.1/2.016x32G2ch DDR5 Up To 5600MT/s2TBYesYeshttps://www.asteralabs.com/product-details/cm5162p/

Unlocking AI Performance: The Role of Scale-Up Interconnects in Accelerated Computing

The rapid advancement of AI—fueled by increasingly complex training and inference workloads and its widespread adoption across industries—is the primary driver of computing demand. The rise of reasoning-based, multi-step AI inference workloads further accelerates this trend. To meet the needs of these compute-intensive applications, such as agentic and autonomous AI, high-performance…

Read more

The Next Generation of AI Server Design with Scorpio Smart Fabric Switches

As AI accelerators evolve, computing platforms are increasingly integrating multiple PCIe® generations, creating new challenges in platform design. In addition, hyperscalers and system integrators are deploying platforms at unprecedented speed, further driving the need to design for modularity and scale.Astera Labs’ P-Series Scorpio Smart Fabric Switches are purpose-built to overcome…

Read more

Establishing an optimized scale-up ecosystem with UALink: A fireside chat with Astera Labs

As AI models continue to grow, data centers are requiring increasing amounts of compute and memory to efficiently execute training and inferencing.The UALink Consortium represents a dynamic group of industry leaders united in our goal to foster innovation and establish an open, interoperable standard for high-performance computing connections in scale-up AI environments.The UALink…

Read more

Astera Labs Expands Collaboration with NVIDIA to Advance NVLink Fusion Ecosystem

NVLink connectivity solutions will further bolster Astera Labs’ Intelligent Connectivity Platform, expanding options for hyperscalers to deploy high-performance, scale-up networks – SANTA CLARA, CA, U.S. – May 19, 2025 – Astera Labs, Inc. (Nasdaq: ALAB), a global leader in semiconductor-based connectivity solutions for AI and cloud infrastructure, today announced it is collaborating…

Read more

Astera Labs Announces Financial Results for the First Quarter of Fiscal Year 2025

Record quarterly revenue of $159.4 million, up 13% QoQ and 144% YoYStrong demand for PCIe scale-up and Ethernet scale-out in custom ASIC platformsPCIe 6 connectivity portfolio poised to ramp in leading GPU-based rack-scale systems starting in Q2 – SANTA CLARA, CA, U.S. – May 6, 2025 – Astera Labs, Inc. (Nasdaq: ALAB), a global leader in semiconductor-based connectivity…

Read more

Astera Labs to Share Vision for Expanding Opportunities in AI Infrastructure with UALink

With broad industry support from 100+ companies in the UALink Consortium and the ratification of the UALink 200G 1.0 specification, UALink is emerging as the essential open standard for scale-up AI infrastructure – SANTA CLARA, CA, U.S. – May 5, 2025 – Astera Labs, Inc. (Nasdaq: ALAB), a global leader in semiconductor-based connectivity solutions for AI and cloud infrastructure,…

Read more

Astera Labs Ramps Production of PCIe 6 Connectivity Portfolio Supercharging Advanced AI and Cloud Infrastructure Deployments

New gearbox solution broadens the industry’s most widely deployed PCIe offerings across multiple, diverse AI platforms with leading hyperscale and cloud customers – SANTA CLARA, CA, U.S. – May 1, 2025 – Astera Labs, Inc. (Nasdaq: ALAB), a global leader in semiconductor-based connectivity solutions for AI and cloud infrastructure, today announced its purpose-built PCIe® 6 connectivity…

Read more

First Look Demo: Aries 6 Smart Gearbox

See the industry’s first purpose-built PCIe gearbox solution that intelligently bridges the performance gap between the latest PCIe 6 devices and existing PCIe 5 ecosystem.Learn how Aries 6 Gearbox solves the challenge of degraded-performance in mixed-generation systems, ensuring full utilization of high-speed lanes and accelerating the deployment of next-generation AI platforms while…

Read more

NVIDIA GTC 2025: End-to-End PCIe 6 Interop

At NVIDIA GTC 2025, Astera Labs showcased PCIe 6 end-to-end connectivity with our Scorpio P-Series Fabric Switch interconnected to Micron’s PCIe 6 SSD, an NVIDIA Blackwell GPU through our Aries 6 Smart Retimer, and an NVIDIA CX7 NIC card, with an Intel CPU connected on the upstream side. The demonstration shows how our Scorpio P-Series Fabric Switch can support mixed mode traffic, while…

Read more

NVIDIA GTC 2025: Hyperscaler-Inspired Scale-Out Rack Architecture

At NVIDIA GTC 2025, Astera Labs showcased how hyperscalers can gain smart connectivity and optionality for NVIDIA rack-scale Blackwell deployments. We showcased modular architecture with a Scorpio IO Switch Board with two NICs connected via the Aries Retimer Mezzanine Board to the GB200. In this set-up, we show how the third-party NICs can provide maximum bandwidth to saturate the Blackwell…

Read more