Aries PCIe® Smart Gearbox

Now sampling industry’s first purpose-built PCIe Gearbox

Industry’s first PCIe® 6 Gearbox Portfolio

Intelligently bridges the performance gap between cutting-edge PCIe 6 and established PCIe 5 ecosystems for maximum data throughput

  • Solves bandwidth bottlenecks that arise when integrating the latest PCIe 6 with existing PCIe 5 infrastructure
  • Optimizes PCIe lane utilization and reach-extension for demanding AI workloads and cloud-scale deployments
  • Ensures a reliable, scalable, and customizable interconnect solution for diverse cloud environments, maximizing I/O bandwidth
  • Comprehensive solution, complete with COSMOS software suite for advanced Link, Fleet & RAS telemetry & diagnostics

Gearbox Highlights

Bridging multi-generational PCIe ecosystem

Increase effective CPU or GPU lanes by

When attaching PCIe 6 devices with PCIe 5 devices, reducing TCO

Robust Signal
Integrity

64GT/s PAM4 SerDes and DSP customized for demanding AI server channels

Enhanced Diagnostics
& Telemetry

Extended capabilities through in-band and out-of-band management

Why Use Aries Gearbox

Enhanced portfolio with years of learnings from cloud-scale deployments

Maximize Throughput

  • Flexible Protocol

    Supports a comprehensive range of PCIe rates (64 GT/s to 2.5 GT/s) ensuring full utilization of all available PCIe lanes in mixed-generation setups.

  • Seamless Protocol Translation

    Enables efficient 1-to-1 communication between the latest PCIe 6 (Flit-Mode) and older PCIe 5 (Non-Flit-Mode) devices, ensuring maximum data transfer rates are maintained across the interconnected ecosystem.

  • Extended Reach

    Advanced long-reach SerDes maintains signal integrity and performance across high-loss channels, maximizing bandwidth over extended distances.

Quick Deploy

  • Purpose-built Design

    Small package footprint with flexible clocking modes simplify routing and reduce solution size

  • Quick Debug

    Built-in protocol analyzer with Link state history and timestamps, full non-destructive eye scan for RX Lane margining, self-test features to minimize link downtime and accelerate fault isolation

  • SW-defined Architecture 

    COSMOS with Aries software-defined architecture adjusts protocol and state transitions to support open and diverse PCIe ecosystem

Increase Uptime

  • Deep Diagnostics

    Advanced Error Reporting (AER) and FW driven link health monitoring to alert system of any possible link performance issues

  • Robust Error Handling

    Integrates Host and Downstream Port Containment (DPC) and hardware interrupt generation for uncorrectable errors, ensuring link stability and data integrity

  • In-field Upgrade

    COSMOS software upgrades enable seamless deployment of new features into existing infrastructure in the field

Resources

Ordering Information

Orderable Part NumberDocumentsFrom (Lanes @PCIe Gen)To (Lanes @PCIe Gen)Total LanesOrderingStatus
PG60161LRPortfolio Brief8L @ PCIe 6
8L @ PCIe 5
8L @ PCIe 4
16L @ PCIe 5
16L @ PCIe 4
16L @ PCIe 3
24Contact UsSampling
PG60321LRPortfolio Brief8+8L @ PCIe 6
8+8L @ PCIe 5
8+8L @ PCIe 4
16+16L @ PCIe 5
16+16L @ PCIe 4
16+16L @ PCIe 3
48Contact UsSampling

Breaking Through the Memory Wall: How CXL Transforms RAG and KV Cache Performance

This week at Supercomputing 2025, the AI infrastructure community is converging to explore the next generation of technologies enabling breakthrough performance at scale. Among the most critical challenges being addressed is the memory bottleneck that increasingly constrains AI deployments.AI workloads, particularly Large Language Model (LLM) applications, are fundamentally memory-bound…. Read more

Astera Labs at Supercomputing 2025: Advancing Rack-Scale AI Connectivity with Open Ecosystems

As AI models surge in complexity and require unprecedented reasoning performance, the industry is undergoing a transformative shift toward what we call “AI Infrastructure 2.0”—where the rack, not the server, becomes the new unit of compute. The scale and tight coupling required by today’s GPU-dense workloads demand ultra-low-latency, high-bandwidth communication across hundreds of… Read more

Astera Labs Completes Acquisition of aiXscale Photonics

Today, Astera Labs completed its acquisition of aiXscale Photonics GmbH, following the definitive agreement announced in October 2025. This marks an important step in our journey to deliver comprehensive connectivity solutions for AI Infrastructure 2.0.Why Photonics Matter for Scale-Up AIAs AI systems scale to hundreds of tightly integrated accelerators per rack, optical connectivity… Read more

Astera Labs’ Leo CXL Smart Memory Controllers on Microsoft Azure M-series Virtual Machines Overcome the Memory Wall

SAN JOSE, Calif.—Nov. 18, 2025—Astera Labs, Inc. (Nasdaq: ALAB), a leader in semiconductor-based connectivity solutions for rack-scale AI infrastructure, today announced its Leo CXL Smart Memory Controllers enable customers to evaluate Compute Express Link® (CXL®) memory expansion capabilities for their specific workloads in the Azure M-series virtual machines (VMs) preview.Microsoft’s… Read more

Astera Labs Announces Fourth Quarter 2025 Financial Conference Participation

SAN JOSE, CA, U.S. – Nov. 13, 2025 – Astera Labs (Nasdaq: ALAB), a leader in semiconductor-based connectivity solutions for rack-scale AI infrastructure, today announced that it will participate in the following upcoming financial conferences during the fourth quarter 2025:2025 RBC Capital Markets Global Technology, Internet, Media & Telecommunications Conference on Nov. 19th… Read more

Astera Labs Announces Financial Results for the Third Quarter of Fiscal Year 2025

Record quarterly revenue of $230.6 million, up 20% QoQ and 104% YoYStrong Q3 revenue growth driven by new AI platform ramps featuring multiple product familiesScorpio fabric switch design wins expand to several platforms at multiple hyperscaler customersSAN JOSE, CA, U.S. – November 4, 2025 – Astera Labs, Inc. (Nasdaq: ALAB), a leader in semiconductor-based connectivity solutions… Read more

Astera Labs to Acquire aiXscale Photonics

Deal is expected to help enable scale-up photonic chiplets in AI Infrastructure 2.0 and accelerate Astera Labs’ deployment of rack-scale solutionsSAN JOSE, Calif.—October 22, 2025—Astera Labs, Inc. (Nasdaq: ALAB), a leader in semiconductor-based connectivity solutions for rack-scale AI infrastructure, today announced that it has entered into a definitive agreement to acquire aiXscale… Read more

COSMOS Explorer: Link Management Tools Demo

Astera Labs’ COSMOS Explorer is a powerful tool for link monitoring, management, and diagnostics. It offers a rich set of system configuration options for you to optimize performance with critical signal quality telemetry such as bit error rate, eye metrics, and link event logs. COSMOS Explorer allows you to modify link settings and get customized diagnostics in one GUI for all of our products.In… Read more

COSMOS and OpenBMC Demo at OCP 2025

Through collaboration with ASPEED Technology and Insyde Software, Astera Labs has extended COSMOS features into production AI systems to standardize management, monitoring and diagnostics of retimers and scale-up switches with OpenBMC and DMTF Redfish APIs. COSMOS now offers:Standard APIs for configuration, monitoring and lifecycle controlActionable insights with granular visibility into… Read more

CXL Memory Innovation at OCP 2025

Rack-scale memory innovation is unlocked with CXL. At OCP Global Summit 2025, Astera Labs demonstrated how Leo CXL Smart Memory Controllers can eliminate AI infrastructure bottlenecks with regards to memory capacity and bandwidth.3x concurrent LLM instances at higher AI throughput3x increased throughput w/ CXL at higher user count3x lower latency with CXLHigher GPU utilization on average with… Read more