Aries PCIe® Smart Gearbox

Now sampling industry’s first purpose-built PCIe Gearbox

Industry’s first PCIe® 6 Gearbox Portfolio

Intelligently bridges the performance gap between cutting-edge PCIe 6 and established PCIe 5 ecosystems for maximum data throughput

  • Solves bandwidth bottlenecks that arise when integrating the latest PCIe 6 with existing PCIe 5 infrastructure
  • Optimizes PCIe lane utilization and reach-extension for demanding AI workloads and cloud-scale deployments
  • Ensures a reliable, scalable, and customizable interconnect solution for diverse cloud environments, maximizing I/O bandwidth
  • Comprehensive solution, complete with COSMOS software suite for advanced Link, Fleet & RAS telemetry & diagnostics

Gearbox Highlights

Bridging multi-generational PCIe ecosystem

Increase effective CPU or GPU lanes by

When attaching PCIe 6 devices with PCIe 5 devices, reducing TCO

Robust Signal
Integrity

64GT/s PAM4 SerDes and DSP customized for demanding AI server channels

Enhanced Diagnostics
& Telemetry

Cosmos Platform Logo – Astera Labs Developer Ecosystem for CXL Products

Extended capabilities through in-band and out-of-band management

Why Use Aries Gearbox

Enhanced portfolio with years of learnings from cloud-scale deployments

Maximize Throughput

  • Flexible Protocol

    Supports a comprehensive range of PCIe rates (64 GT/s to 2.5 GT/s) ensuring full utilization of all available PCIe lanes in mixed-generation setups.

  • Seamless Protocol Translation

    Enables efficient 1-to-1 communication between the latest PCIe 6 (Flit-Mode) and older PCIe 5 (Non-Flit-Mode) devices, ensuring maximum data transfer rates are maintained across the interconnected ecosystem.

  • Extended Reach

    Advanced long-reach SerDes maintains signal integrity and performance across high-loss channels, maximizing bandwidth over extended distances.

Quick Deploy

  • Purpose-built Design

    Small package footprint with flexible clocking modes simplify routing and reduce solution size

  • Quick Debug

    Built-in protocol analyzer with Link state history and timestamps, full non-destructive eye scan for RX Lane margining, self-test features to minimize link downtime and accelerate fault isolation

  • SW-defined Architecture 

    COSMOS with Aries software-defined architecture adjusts protocol and state transitions to support open and diverse PCIe ecosystem

Increase Uptime

  • Deep Diagnostics

    Advanced Error Reporting (AER) and FW driven link health monitoring to alert system of any possible link performance issues

  • Robust Error Handling

    Integrates Host and Downstream Port Containment (DPC) and hardware interrupt generation for uncorrectable errors, ensuring link stability and data integrity

  • In-field Upgrade

    COSMOS software upgrades enable seamless deployment of new features into existing infrastructure in the field

Resources

Ordering Information

Orderable Part NumberDocumentsFrom (Lanes @PCIe Gen)To (Lanes @PCIe Gen)Total LanesOrderingStatus
PG60161LRPortfolio Brief8L @ PCIe 6
8L @ PCIe 5
8L @ PCIe 4
16L @ PCIe 5
16L @ PCIe 4
16L @ PCIe 3
24Contact UsProduction
PG60321LRPortfolio Brief8+8L @ PCIe 6
8+8L @ PCIe 5
8+8L @ PCIe 4
16+16L @ PCIe 5
16+16L @ PCIe 4
16+16L @ PCIe 3
48Contact UsProduction

The 1.2-Meter Challenge: Understanding Your Passive Copper Options at 224G

You have 40 dB of channel budget and 1.75 meters to traverse in a cable backplane in a modern AI rack. At 224G, those two numbers don’t play nicely together. But the evolution of the AI infrastructure landscape is making this a problem we can’t ignore: We’ve gone from thinking about compute in terms of an 8-GPU chassis to designing systems around 72, 144, or even more accelerators in a… Read more

“AI Your Way” in Action: How We Put Our Principles Into Execution With NVIDIA NVLink Fusion

When NVIDIA unveiled NVLink Fusion at Computex back in 2025, we were proud to be included as a lead partner providing scale-up connectivity solutions. Joining the NVLink Fusion ecosystem was a no-brainer for us: Our mission has always been to create purpose-built interconnect components tailored to hyperscalers’ unique needs, and here was a clear opportunity to help offer a reliable, adaptable… Read more

Computex 2026: Agentic Workloads, CPUs Take Center Stage for AI Infrastructure

Computex 2026 put agentic AI and the CPU on the same track.They showed up together in the biggest keynotes of the week. Intel talked about CPUs as the orchestration layer for agentic systems. Arm argued that agents are driving a fresh wave of CPU demand in the data center. NVIDIA introduced Vera as a CPU designed for agentic workflows rather than for the older model of general-purpose… Read more

Astera Labs Expands Taurus Family with Industry’s First OCP-Standard Footprint Compatible 3.2T Smart Retimers and Smart Redrivers

Unified COSMOS stack helps customers accelerate time to market with real-time link observability and advanced diagnostic featuresNews Highlights:Expanded Taurus family adds 3.2T Ethernet Smart Retimers and Smart Redrivers for scale-up and scale-out AI infrastructure.Sampling industry-first Smart Retimers and Smart Redrivers built on the OCP Signal Conditioner Standard Footprint…. Read more

Astera Labs Expands Taiwan Operations to Accelerate Global AI Infrastructure Buildout

Expanded Cloud-Scale Interop Lab and growing engineering presence to strengthen AI system integration with leading AI platform providers and Taiwan system manufacturersTAIPEI, Taiwan—June 3, 2026—Astera Labs, Inc. (Nasdaq: ALAB), a leader in semiconductor-based connectivity solutions for rack-scale AI infrastructure, today announced a significant expansion of its Taiwan operations… Read more

Astera Labs to Host Press Conference, Live Demos, and Technical Talks at Computex 2026

TAIPEI, Taiwan, May 26, 2026—Astera Labs, Inc. (Nasdaq: ALAB), a leader in semiconductor-based connectivity solutions for rack-scale AI infrastructure, will host press and industry analysts at Computex 2026 in the company’s room at the Taipei Nangang Exhibition Center, Hall 1 (TaiNEX 1), Room 303, third floor.WHAT: Astera Labs will use its Computex program to highlight the company’s… Read more

Astera Labs Extends Leadership in Open, AI Scale-Up Networking with New 320 Lane Scorpio X-Series Smart Fabric Switch

Now Shipping to Leading Hyperscalers, Scorpio Smart Fabric Switch Family Delivers Breakthrough Accelerator Utilization Through Memory-Semantic Based Open and Platform-Specific ProtocolsNews Highlights:Largest open, memory-semantic fabric switch: The Scorpio™ X-Series 320 Lane AI fabric switch, shipping today, supports increased scale-up cluster sizes with low latencyIntelligent… Read more

First Look: Taurus Smart Signal Conditioners

As AI scale-up networks move to 200G per lane, signal integrity and reach extension become critical design challenges. Astera Labs solves this challenge with the introduction of its fourth generation of Taurus Smart Signal Conditioners – our new 3.2T family of Retimers and  Redrivers for on-board Ethernet, UALink™, and ESUN scale-up connectivity.Taurus is the industry’s first signal… Read more

Accelerating the NVIDIA NVLink Fusion Ecosystem: How Astera Labs and NVIDIA are Bringing the Vision to Life

Join Thad Omura and Kishore Atreya for an engaging fireside chat on the NVIDIA NVLink Fusion ecosystem. Dive into how NVLink Fusion is redefining accelerator connectivity and discover how Astera Labs is enabling the ecosystem with purpose-built, high-performance solutions. This forward-looking conversation offers valuable insights for technology leaders, architects, and anyone building the… Read more

Scorpio 320 Lane Fabric Switch Demo

For today’s AI workloads, maximizing token performance means ensuring every GPU cycle is spent computing, not waiting on data.In this video, Steven Liao demonstrates how Astera Labs’ Scorpio 320 Lane fabric switch maximizes token performance by delivering single-hop, line-rate peer-to-peer connectivity to GPUs, which eliminates data movement bottlenecks that stall GPU utilization.TThe… Read more