Aries PCIe® Smart Gearbox

Now sampling industry’s first purpose-built PCIe Gearbox

Industry’s first PCIe® 6 Gearbox Portfolio

Intelligently bridges the performance gap between cutting-edge PCIe 6 and established PCIe 5 ecosystems for maximum data throughput

  • Solves bandwidth bottlenecks that arise when integrating the latest PCIe 6 with existing PCIe 5 infrastructure
  • Optimizes PCIe lane utilization and reach-extension for demanding AI workloads and cloud-scale deployments
  • Ensures a reliable, scalable, and customizable interconnect solution for diverse cloud environments, maximizing I/O bandwidth
  • Comprehensive solution, complete with COSMOS software suite for advanced Link, Fleet & RAS telemetry & diagnostics

Gearbox Highlights

Bridging multi-generational PCIe ecosystem

Increase effective CPU or GPU lanes by

When attaching PCIe 6 devices with PCIe 5 devices, reducing TCO

Robust Signal
Integrity

64GT/s PAM4 SerDes and DSP customized for demanding AI server channels

Enhanced Diagnostics
& Telemetry

Extended capabilities through in-band and out-of-band management

Why Use Aries Gearbox

Enhanced portfolio with years of learnings from cloud-scale deployments

Maximize Throughput

  • Flexible Protocol

    Supports a comprehensive range of PCIe rates (64 GT/s to 2.5 GT/s) ensuring full utilization of all available PCIe lanes in mixed-generation setups.

  • Seamless Protocol Translation

    Enables efficient 1-to-1 communication between the latest PCIe 6 (Flit-Mode) and older PCIe 5 (Non-Flit-Mode) devices, ensuring maximum data transfer rates are maintained across the interconnected ecosystem.

  • Extended Reach

    Advanced long-reach SerDes maintains signal integrity and performance across high-loss channels, maximizing bandwidth over extended distances.

Quick Deploy

  • Purpose-built Design

    Small package footprint with flexible clocking modes simplify routing and reduce solution size

  • Quick Debug

    Built-in protocol analyzer with Link state history and timestamps, full non-destructive eye scan for RX Lane margining, self-test features to minimize link downtime and accelerate fault isolation

  • SW-defined Architecture 

    COSMOS with Aries software-defined architecture adjusts protocol and state transitions to support open and diverse PCIe ecosystem

Increase Uptime

  • Deep Diagnostics

    Advanced Error Reporting (AER) and FW driven link health monitoring to alert system of any possible link performance issues

  • Robust Error Handling

    Integrates Host and Downstream Port Containment (DPC) and hardware interrupt generation for uncorrectable errors, ensuring link stability and data integrity

  • In-field Upgrade

    COSMOS software upgrades enable seamless deployment of new features into existing infrastructure in the field

Resources

Ordering Information

Orderable Part NumberDocumentsFrom (Lanes @PCIe Gen)To (Lanes @PCIe Gen)Total LanesOrderingStatus
PG60161LRPortfolio Brief8L @ PCIe 6
8L @ PCIe 5
8L @ PCIe 4
16L @ PCIe 5
16L @ PCIe 4
16L @ PCIe 3
24Contact UsSampling
PG60321LRPortfolio Brief8+8L @ PCIe 6
8+8L @ PCIe 5
8+8L @ PCIe 4
16+16L @ PCIe 5
16+16L @ PCIe 4
16+16L @ PCIe 3
48Contact UsSampling

Unlocking AI Performance: The Role of Scale-Up Interconnects in Accelerated Computing

The rapid advancement of AI—fueled by increasingly complex training and inference workloads and its widespread adoption across industries—is the primary driver of computing demand. The rise of reasoning-based, multi-step AI inference workloads further accelerates this trend. To meet the needs of these compute-intensive applications, such as agentic and autonomous AI, high-performance…

Read more

The Next Generation of AI Server Design with Scorpio Smart Fabric Switches

As AI accelerators evolve, computing platforms are increasingly integrating multiple PCIe® generations, creating new challenges in platform design. In addition, hyperscalers and system integrators are deploying platforms at unprecedented speed, further driving the need to design for modularity and scale.Astera Labs’ P-Series Scorpio Smart Fabric Switches are purpose-built to overcome…

Read more

Establishing an optimized scale-up ecosystem with UALink: A fireside chat with Astera Labs

As AI models continue to grow, data centers are requiring increasing amounts of compute and memory to efficiently execute training and inferencing.The UALink Consortium represents a dynamic group of industry leaders united in our goal to foster innovation and establish an open, interoperable standard for high-performance computing connections in scale-up AI environments.The UALink…

Read more

Astera Labs Expands Collaboration with NVIDIA to Advance NVLink Fusion Ecosystem

NVLink connectivity solutions will further bolster Astera Labs’ Intelligent Connectivity Platform, expanding options for hyperscalers to deploy high-performance, scale-up networks – SANTA CLARA, CA, U.S. – May 19, 2025 – Astera Labs, Inc. (Nasdaq: ALAB), a global leader in semiconductor-based connectivity solutions for AI and cloud infrastructure, today announced it is collaborating…

Read more

Astera Labs Announces Financial Results for the First Quarter of Fiscal Year 2025

Record quarterly revenue of $159.4 million, up 13% QoQ and 144% YoYStrong demand for PCIe scale-up and Ethernet scale-out in custom ASIC platformsPCIe 6 connectivity portfolio poised to ramp in leading GPU-based rack-scale systems starting in Q2 – SANTA CLARA, CA, U.S. – May 6, 2025 – Astera Labs, Inc. (Nasdaq: ALAB), a global leader in semiconductor-based connectivity…

Read more

Astera Labs to Share Vision for Expanding Opportunities in AI Infrastructure with UALink

With broad industry support from 100+ companies in the UALink Consortium and the ratification of the UALink 200G 1.0 specification, UALink is emerging as the essential open standard for scale-up AI infrastructure – SANTA CLARA, CA, U.S. – May 5, 2025 – Astera Labs, Inc. (Nasdaq: ALAB), a global leader in semiconductor-based connectivity solutions for AI and cloud infrastructure,…

Read more

Astera Labs Ramps Production of PCIe 6 Connectivity Portfolio Supercharging Advanced AI and Cloud Infrastructure Deployments

New gearbox solution broadens the industry’s most widely deployed PCIe offerings across multiple, diverse AI platforms with leading hyperscale and cloud customers – SANTA CLARA, CA, U.S. – May 1, 2025 – Astera Labs, Inc. (Nasdaq: ALAB), a global leader in semiconductor-based connectivity solutions for AI and cloud infrastructure, today announced its purpose-built PCIe® 6 connectivity…

Read more

First Look Demo: Aries 6 Smart Gearbox

See the industry’s first purpose-built PCIe gearbox solution that intelligently bridges the performance gap between the latest PCIe 6 devices and existing PCIe 5 ecosystem.Learn how Aries 6 Gearbox solves the challenge of degraded-performance in mixed-generation systems, ensuring full utilization of high-speed lanes and accelerating the deployment of next-generation AI platforms while…

Read more

NVIDIA GTC 2025: End-to-End PCIe 6 Interop

At NVIDIA GTC 2025, Astera Labs showcased PCIe 6 end-to-end connectivity with our Scorpio P-Series Fabric Switch interconnected to Micron’s PCIe 6 SSD, an NVIDIA Blackwell GPU through our Aries 6 Smart Retimer, and an NVIDIA CX7 NIC card, with an Intel CPU connected on the upstream side. The demonstration shows how our Scorpio P-Series Fabric Switch can support mixed mode traffic, while…

Read more

NVIDIA GTC 2025: Hyperscaler-Inspired Scale-Out Rack Architecture

At NVIDIA GTC 2025, Astera Labs showcased how hyperscalers can gain smart connectivity and optionality for NVIDIA rack-scale Blackwell deployments. We showcased modular architecture with a Scorpio IO Switch Board with two NICs connected via the Aries Retimer Mezzanine Board to the GB200. In this set-up, we show how the third-party NICs can provide maximum bandwidth to saturate the Blackwell…

Read more