AsteraLabs-Blue-Grey-Hz
  • Applications
  • Products
    • Product Overview

      Built in the cloud, for the cloud.

      • Hardware Solutions
      • Design Services
      • Buy and Sample
    • Aries PCIe®/CXL™ Smart Retimers

      Industry-proven Smart Retimers for PCI Express® (PCIe) 4.0, PCIe 5.0, and Compute Express Link™ (CXL) systems

    • Taurus Ethernet Smart Cable Modules™

      Overcome reach, signal integrity, and bandwidth utilization issues for 100G/Lane Ethernet connectivity

    • Leo CXL Memory Connectivity Platform Pre-production

      CXL-attached memory expansion, pooling, and sharing for cloud servers

  • Cloud-Scale Interop Lab
    • Aries PCIe/CXL Smart Retimers

      Learn how Astera Labs enables you to deploy PCIe and CXL systems with confidence.

    • Leo CXL Memory Connectivity Platform

      Learn how Astera Labs enables you to deploy CXL-attached memory with confidence.

  • Technology Insights
    • Articles

      Browse our knowledge base articles for information about our products and technologies.

    • Video Center

      Explore our educational and technical video center to support your design needs.

    • Document Library

      Find app notes, white papers and more in our technical resource library.

    • FAQs

      Find answers to the most frequently asked questions about our products and technologies.

    • Webinars

      Created by engineers for engineers, our webinar series explores the most important topics related to hyperscale datacenters.

  • Careers
  • About
    • About Us
    • Team
    • Support Portal    
    • Quality
    • News & Articles
    • Events
  • Contact

Home » Videos » Smart Retimers » Signal Integrity Challenges for PCIe® 5.0 OCP Topologies

Signal Integrity Challenges for PCIe® 5.0 OCP Topologies

Home » Videos » Smart Retimers » Signal Integrity Challenges for PCIe® 5.0 OCP Topologies

Signal Integrity Challenges for PCIe® 5.0 OCP Topologies

June 9, 2020 by

Jun 9, 2020

This presentation explores the signal integrity challenges of PCIe® 5.0 and the corresponding OCP system design challenges, where the right balance must be found between PCB materials, connector types, and the use of signal conditioning devices for practical compute topologies: CPU-to-AIC with one/two connectors, JBOG accelerator module baseboard, etc.

Each topology has multiple factors impacting SI—package, channel insertion/reflection loss, and crosstalk—requiring tradeoffs between physical channel length, interconnect solution, PCB design/material, etc.

Through an objective analysis using open-source tools, the goal is to provide the audience with a step-by-step methodology to optimize their topology between low-loss PCB material, alternative connectors, signal retimers, or some combination thereof. Finally, to improve link uptime and maximize the potential of PCIe 5.0 throughput and latency, we explore the relationship between Lane BER and Link stability.

Event: OCP Virtual Summit 2020
Speakers: Casey Morrison & Pulkit Khandelwal

Astera Labs explains the signal integrity challenges of PCIe® 5.0 and the corresponding OCP system design challenges, where the right balance must be found between PCB materials, connector types, and the use of signal conditioning devices for practical compute topologies.

Related Links
  • Smart Retimer Portfolio
  • Aries PCIe/CXL Smart Retimers
  • PCI Express® Retimers vs. Redrivers: An Eye-Popping Difference

Learn more about PCIe 5.0

Aries thumbnail
Extend reach with Aries Smart Retimers

Learn how our Aries Smart Retimers extend reach and overcome signal integrity for complex topologies with advanced diagnostics features for PCIe 4.0/ 5.0 and CXL.

intel-vision-2022-thumbnail
Intel Vision 2022

Check out this demo video from Intel Vision featuring our Aries PCIe® Smart Retimers enabling robust PCIe 5.0 connectivity with KIOXIA America, Inc. SSDs and Intel Corporation’s Sapphire Rapids CPU.

Intel-Innovation-2021
Intel Innovation 2021: Astera Labs, Broadcom, Intel & Samsung PCI Express® 5.0 Demo

Astera Labs joined Broadcom, Intel, and Samsung at Intel Innovation 2021 to demonstrate seamless end-to-end PCI Express® (PCIe®) 5.0 interoperation at 32GT/s.

Aries Smart Retimers – Enabling PCIe® 5.0 System Level Testing and Low Latency Mode for CXL™
Aries Smart Retimer for PCIe 5.0 and CXL

Learn about Aries Smart Retimers enabling PCIe® 5.0 system level testing on Sapphire Rapids-based platforms using PCIe 4.0 endpoints and sub 10ns latency for CXL™ applications.

  • 1
  • 2
  • Next »
Ready to find out more?

Contact us for more information about how you can design with confidence and accelerate your time to market.

Contact Us

Filed Under: Smart Retimers Tagged With: OCP, PCIe, PCIe 5.0, Signal Integrity

  • Aries PCIe/CXL Smart Retimers
  • Taurus Ethernet Smart Cable Modules
  • Leo CXL Memory Connectivity Platform
  • Cloud-Scale Interop Lab
  • Applications
  • Quality
  • Technology Insights
  • Contact Us
  • Careers
  • News & Articles
  • Support Portal    
Subscribe for Updates
Please enter your name.
Please enter a valid email address.
Subscribe

Thanks for subscribing! 

Something went wrong. Please check your entries and try again.

By submitting this form, you are consenting to receive emails from Astera Labs. You can revoke your consent at any time by using the Unsubscribe link found at the bottom of every email.

AsteraLabs-WhitewBug-Hz

Copyright © 2023 Astera Labs, Inc. All rights reserved.

Site Map I Privacy Policy I Terms of Use | Terms of Sale