© 2019 Astera Labs, Inc. All rights reserved.

Privacy Policy | Terms of Use

Follow Us

  • Twitter
  • LinkedIn - Grey Circle
  • github_icon_transparent_edited_edited
  • YouTube - Grey Circle
  • Casey Morrison

Simulating with Retimers for PCIe 5.0

The design solution space for high-speed serial links is becoming increasingly complex as data rates climb, channel topologies become more diverse, and tuning parameters for active components multiply. PCI Express 5.0, at 32 GT/s, is a particularly relevant example of an application whose design solution space can be a daunting problem to tackle given the low-cost nature of its end-equipment. This paper is intended to help system designers navigate through these design challenges by providing a how-to guide for defining, executing, and analyzing system-level simulations including PCIe 5.0 Root Complex (RC), Retimer, and End Point (EP).

Link to Paper

Link to Slides