Asteral
  • Applications
  • Products & Services
    • Aries Smart Retimers
    • Systems
    • Services
    • Cloud-Scale Interop Lab
  • Resources
  • News
    • Astera Labs News
    • Industry News
  • Careers
  • About
    • About Us
    • Contact Us
    • Careers

Signal Integrity Challenges for PCIe 5.0 OCP Topologies

Home > General > Signal Integrity Challenges for PCIe 5.0 OCP Topologies

Signal Integrity Challenges for PCIe 5.0 OCP Topologies

June 9, 2020 by AsteraAdmin

Event: OCP Virtual Summit 2020; Speakers: Casey Morrison & Pulkit Khandelwal

Abstract: This presentation explores the signal integrity challenges of PCIe 5.0 and the corresponding OCP system design challenges, where the right balance must be found between PCB materials, connector types, and the use of signal conditioning devices for practical compute topologies: CPU-to-AIC with one/two connectors, JBOG accelerator module baseboard, etc. Each topology has multiple factors impacting SI—package, channel insertion/reflection loss, and crosstalk—requiring tradeoffs between physical channel length, interconnect solution, PCB design/material, etc. Through an objective analysis using open-source tools, the goal is to provide the audience with a step-by-step methodology to optimize their topology between low-loss PCB material, alternative connectors, signal retimers, or some combination thereof. Finally, to improve link uptime and maximize the potential of PCIe 5.0 throughput and latency, we explore the relationship between Lane BER and Link stability.

https://www.asteralabs.com/wp-content/uploads/2020/06/Signal_Integrity_Challenges_PCIe_Gen5_OCP_Topologies.mp4

 

1,898
0

Filed Under: General Tagged With: OCP, PCIe, Signal Integrity

Search

Categories

  • Cloud-Scale Interop Lab
  • General

Archives

  • December 2020
  • June 2020
  • May 2020
  • April 2020
  • March 2020
  • October 2019
  • June 2019
  • January 2019
Asteral

Follow Us

Copyright © 2020 Astera Labs, Inc. All rights reserved I Site Map I Privacy Policy I Terms and Use